Akanksha

NAME - AKANKSHA SAXENA COURSE CODE :- MCSE - OII COURSE TITLE :- PARALLEL COMPUTING ASSIGNMENT NUMBER: MCA(V) | E-011 | Assignment | 15-16 Ques 1 solution: (1) Granularity in parallel/concurrent Environment Geain size or granularity is a measure the which determines how much computation is involved in a peacess. Gear rige a determined by counting the number of instructions in a program segment. There are egpes of grain sizes fine grains: (contains less than 20 instructions) Medium grown: (contains less than 500 Instructions) Coarse Geain: (contains greater than or equal to one thousand instructions) HE Geanwharity is also used to describe the division of data. Data with low gramularity is devided into smaller number of field, while data with larger granularity is devided into large number of more specific fields. INS For scample: a record of person's physical characteristics with AIBhigh data might have separate fields of the persons hieght, weight, age, sex, color, eye and so on, while a record with low data would record the same information in a smaller number of more general fields and an even lower record would list all of the information in a single field.



Akanksha

(1) SpudUp Speed up to the sales of time sequired to execute a given program using a specific algorithm to a machine with single processor (ie T(1) where to-1) to the time required to execute the same peogram using a specific algorithm on a machine with multiple processor. Basically the operat up factor helps us in knowing the relative gain achieved in slufting from a sequential computer Let us take an example and illustrate the practice use of speedup. Puppose, we have a peoblem of multiplying a numbers. The time complexity of the sequential algorithm for a machine with single processor is Obs) as we need one loop for reading as well as computing the output Howeverin parallel computer, let each number be allocated to individual processor and computation model being used being a hypercube. In such a situation, the total number of steps required to compute the result is logn in the time complexity is olleg n). The steps are SLEPZ Step 3 860p 1 48 the number of steps are 3 is log 8 where n is the number of processors, Hence the complexity is O (logn) In view of the fact that sequential algorithm take & steps and above parallel algorithm takes 3 steps, the speed up to 2(n)= 8



, CBS

Akanksha

Hi everyone, I am *Akanksha*. I am not sure if all the answers are correct or not but this i come up with. Please read carefully before writing, I am not responsible for anything th all.

(ci) Scalability Refers to parallel systems ability to demonstrate a peoperations increase in speed up with the addition to more processors. Factors that contribute scalability include Hardware - particularly memory spu bandwidthe and network communications · Application algorithm · Parallel overhead related · Characterstics of your specific application and coding (14) Temporal Parallelism The word temporal means fectaining to time Here, a task is broken into many subtasks and those subtasks are executed simultaneously in the time domain. In terms of computing application it can be said that parallel computing is possible if it is possible to becak the computation or problem in to identical independent computation. I dealing for parallel processing , the task should be divisible into a number of activities, each of which take toughly same amount of time as other activities Example - submission of electricity bills. Suppose there are 10000 Residents in a locality and they are supposed to submit their electricity bills in one office. So the steps would be first to go to a contex to take from to submit bill, then submit the filed form along with cosh and the recipt of submitted bill. Now if their is only one country with single person performing all the tasks of giving application forms, accepting the forms, country cash, returning each I needed and giving except the time taken will be long Now if we add 3 persons which work in parallel in the same time the single person was working than it is called temporal parallelym



INS

AIB

## VISIT: WWW.VIJAY-JOTANI.WEEBLY.COM



W **	Sus 2  (a) $S1: Y=X+Z$ $S2: Z=U+X$ $S3: S=R+Y$ $S4: Z=Y+R$ $S5: P=N+Z$ 2 alution: $R_1 = \{X, Z\}$ $W_1 = \{Y\}$ $R_2 = \{U, X\}$ $W_2 = \{2\}$ $R_3 = \{R, Y\}$ $W_3 = \{S\}$ $R_4 = \{Y, R\}$ $W_4 = \{Z\}$ $R_5 = \{N, Z\}$ $W_7 = \{P\}$ Substituting the sum of independent $S1 \neq S2$ $S2 \neq S4$ $S3 \neq S5$ $S4 \Rightarrow S5$ $S4 \Rightarrow S5$ $S4 \Rightarrow S5$ $S4 \Rightarrow S5$ $S5 \Rightarrow S4 \Rightarrow S5$ $S5 \Rightarrow S5 \Rightarrow$
HEL	For $S1 \neq S3 \Rightarrow R_1 \cap W_3 \neq \emptyset$ Show $S_1 \neq S1$ are not all $W_1 \cap W_2 \neq \emptyset$ Not parallel  For $S1 \neq S3 \Rightarrow R_1 \cap W_3 = \emptyset$ $R_3 \cap W_1 = \emptyset$ $W_1 \cap W_3 = \emptyset$ $W_1 \cap W_3 = \emptyset$ $W_1 \cap W_4 \neq \emptyset$ $W_1 \cap W_4 \neq \emptyset$ Not parallel $R_2 \cap W_2 = \emptyset$ $R_3 \cap W_1 = \emptyset$ $R_4 \cap W_1 \neq \emptyset$ Not $R_4 \cap W_2 \neq \emptyset$ $R_4 \cap W_1 \neq \emptyset$ $R_4 \cap W_4 \neq \emptyset$ $R$
, CBS INS AIB	for SIRSB = RINW= & penallel  For SatSy = Ranw= &  Rynw3= &  Rynwa= &  Rynwa
	W2 NW3= P  For S4 + S5 = Ry N W5 - P  Ry NW2= P parallel  Not parallel Wy N W5 + P  W2 NW4 = P  NOT  NOT  NOT  NOT  NOT  NOT  NOT  NO



Akanksha

(1) Handleri Classification For 1977, Wolfgang Handler proposed an eleborate notation for expressing the popularing and parallelism of computers. Handler's descripication addresses the computer at these level · Procesor control unit (PCU) - Asithmetic logic went (ALU) " Bit - land circuit (BLC) The PCU corresponds to a processor or CDU, the ALU corresponds to a functional unit or a processing element and the BLC corresponds to the logic cucuit needed to perform one - bit operations in the ALV. Handler's clamfication uses following three pairs of integers to describe a computer: Computer = (p\*p', a\*a', b\*b') P = number of PCU P'= rumber of PCU that can be pipelined a = number of ALU controlled by each PCU a' = number of ALV that can be pipelined b = number of ALV or processing element (PE) word. b'= number of pipeline segments on all Allerin single PE (ii) Uniform Memory Access Model (UMA) In this model main memory is uniformly shared by all processors in multiprocessor systems and each processor has equal access time to shared memory. This model is used for time-sharing application in a multi-user environment It is the part of shared memory mueltiprocessor systems



HEL

INS

AIB

## VISIT: WWW.VIJAY-JOTANI.WEEBLY.COM

Akanksha

Access model (NUMA) (tio Non-Uniform Memory In Shared memory multiproussor agreems, local memores can be connected with every processor. The collection of all local memores from the global menony being shared In this way, global memory is despribuled to all the precessors In this case, the access to a local memory is uniform for its conserponding processor as it is attached to the local memony. By if one reference is to the local memory of some other remote processor, then the access is not uniform. It depends on the location of the memory Thus, all memory words are not accessed uniformly (N) Cache-only memory Access Model (COMA) Shared memory multiprocessor systems may use cache memories with every processor for reducing the execution time of an instruction. Thus in NUMA model, if we use Cache memories intead of local memories, then it becomes LOMA model. The collection of cache memories from a global memory space. The semple cache access is also non-uniform in this model Ques3 solution: (a) (i) Network Diameter: It is the minimum distance between the farthest nodes in a network. The distance is measured in turns of number of distinct hops between any two nodes (ii) Latercy: - In interconnection networks various nodes may be at different distances depending upon the topology The network latency refers to the worst care time delay for a unit message when transferred through the network



INS

1) Bisection Bandwooll Biscetim bandwidth of a network is an indicator of abustness of a network in the sense that if the bisection bandwidth is large then there may be more alternative soutes between a pair of nodes, any one of the other alternative Rowers may be chosen. However, the degree of difficulty of dividing a network into smaller networks, is Priversely peopotional to bisection bandwidth (b) The Interconnection network The processor on arranged in a complete benary tree pattern Systolic Array Network This interconnection network is a type of pipelined away architecture and it is designed for multidimensional flow of data. It is used for implementing fixed algorithms. Advantages - It is faster · It is scalable Disadvantages . Exensive · Highly specialized, custom houdware is required often application specific · Not widely implemented · Limited code base of programs and algorithms (c) k-any n-cube network (1) Number of modes in the natural In a k-ary n-cube network, the number of nodes N = K" for the tosus ( nich network with wrap around connections and N-2" for the hypercube, where k= number of nodes per dimension, no no of dimesions IN= total number of nooles



, CBS

INS

Akanksha

# WWW.VIJAY-JOTANI.WEEBLY.COM \*\*\*\* VIJAY JOTANI'S BLOG \*\*\*\*



HELPING TOOLS FOR IGNOU, NIOS, GB, CBSE, ICSE, JEE(MAIN-ADVANCED)
INST. OF ENGINEERING(IE), IETE, LAW, AIBE



thanx to anksha Hi everyone, I am Akanksha. I am not sure if all the answers are correct or not but this i

come up with. Please read carefully before writing, I am not responsible for anything th

The network drameter is defined as the maximum distance between any two nodes in the network It is calculated by counting the number of brops between the two most distant nodes in the network In a K-any 11-cube network, the diameter D=1K/2 for a torus, and D-n for a hypecube. W \*\* (iii) Bisection width Bisection heidth is defined as the number of channels that must be crossed in order to cut the network into two equal bub-networks. The bisection width of a k-any n-cubi torus is b= 2k". The factor 2 is due to the sing arrangement in all dimensions The bisection width of a hyper tube is b= 2n-1 &

Ques 4

(i) Network diameter

(i) Pipeline Processing Pipeline is a method to realize, overlapped paralletism in the proposed solution of a peopleon, on a digital computer in an economical way. To understand the concept of pipelining, we need to understand first the concept of assembly eines in an automated production plant where items are assembled from separate parts and output of one stage becomes the input to another stage. Taking the analogy of assembly lines, pipelining is the method to introduce temperal famallelism is a computer operations. Assembly line is the pipeline and the separate parts of the assembly line are different stages through which operands of an operation are passed



WWW.VIJAY-JOTANI.WEEBLY.COM

thanx to

To introduce pipeline in a processor P following steps should be followed · Sub-devide the process into sequence of subtasks · Each stage Si of the pipeline according to the subtask evel perform some operation on a distinct set of operands - When stage s, has completed its operation, results are passed to the next stage Sits for the next operation . The stage of recious a new set of input from previous stage (Sm) > output m- segment Pipeline processor (U) Superscalar processors In scalar proasses, only one instruction is executed per cycle. That means only one instruction is usued four cycle and only one instruction is completed But the speed of the peocessor can be improved in scalar pipeline processor if multiple instructions instead of one are issued for cycle The idea of improving the processor's speed by having multiple instructions per cycle it known as Supersoular processing. In superscalar processing multiple instauctions are assued per cycle and multiple results are generated per cycle. Thus, the basic idea of superscalar processor is to home more instruction level parallelism. for implementing despersional procuring, some special hardware must be provided. Data pre dependency will increase in superscalar processing of sufficient hardware is not provided. The extra hardware provided iscalled hardware maching parallelism



## WWW.VIJAY-JOTANI.WEEBLY.COM

Akanksha

(M) VII W architecture Another alternative to improve the speed of the processor is to explort a sequence of instructions having no dependency and may require different resources, their, avoiding resource conflicts. The edica is to combine their independent instructions in a compact long wood incorporating many operations to be executed simultaneously. That is why, this architecture is called very long instruction word (VLIW) architecture In fact, long instruction woods carry the opcodes of different instructions, which are disparched to different functional units of the processor. In this way, all the operations to be executed simultaneously by the functional units are synchronized in a VLIW instruction. The size of the VLIW Instruction word can be in hundreds of bits. VIII instructions must be formed by compacting small instruction woods of conventional peogram. The job of compaction in VIIIW is done by a compiler the processor must have the sufficient resources to execute all the operations in VLIW word Demultaneously (iv) Multi- threaded Peocessors when the processor activities are multiplexed among many threads of execution, then problems one not occcuring. In single threaded systems, only one thread of execution per process is present. But if we multiples the activities of peoces among several threads, then multiturading concept removes the latency peoblems These systems are implemented in a manner similar to maltitasting systems. These systems are implemented in a marrie rimitar to multitasking oystems a multituecided biocum




VISIT: WWW.VIJAY-JOTANI.WEEBLY.COM

Akanksha

			8	2 3 2 3	8		8	,60,23,83.	0
12		+BM(2)	12	+BM(4)	1.2		9		8
25			30			12		9	
30		- BM(2)	25		30	+BM(8)	14	+BM(15)	12
9		0 04 (0)	9	- BM(4) +BM(4)	52	-BM(7)	25		20
5:	2	+ BM(9)	52		20		30		23
20		- BM(2)	20		9		52		25
10	4		14		6		95		30
9		+ BM(2)	40		040		90		52
	0		90		90				60
0	-	-BM(2)	0		95		60		83
GI		+BM(2)	23	77.50		40		90	
2.		EU -BMIS	-BM(3)			23		95	
07	43	- BM(1)	2000		23				










Akanksha

Drawbacks - message - parring Software onechead than parallel straned memory code (U) Shared Memory In shared memory approach more focus is on the control parallelism instead of data parallelism. In this model, multiple processes sun independently on different processors, but they share a common address space accessible to all W Merits, Géobal address space provides a user - friendly peogramming perspective to the momeny - Data sharing between processes is both fast and uniform due to peoximity of memory to CPUs . No need to opecify explicitly the communication of data between processes. · Negligible process communication overhead . More intuitive and easier to leave Deawbacks; Not partable · Difficult to manage data locality ·Scalabelity to limited by the number of occes pathways · User is responsible for specifying synchronization eg locks to memory HEI here major focus is on performing simultaneous operations (11) Data Parallel INS on a data set. The data set is typically organized into a common structure such as an array or hypercube. AUBIt provides the common style of writing dates parallel programs for MIMD computers is SPAMD (single peogram, multiple data): all peo cersors execute the same pergram but each operales on a different postion of problem data









Akanksha

E) Steps to write general program Dunderstand the proplem thoroughly and analyze that portion of the program that can be parallelized 2) Partition the problem either in data centric way or in function centers way depending upon the nature of the peoblem 3) Decision of communication model among processes 4) Decision of mechanism for synchronization of process 5) Remonal of data dependences b) load balancing among peocessors 7) Peaformance analysis of program (b) Synchronization Principle In multiprocessing various processors and need to communicalis weith each other thus, synchronization is required between them. The performance and correctness of parallel execution depends upon efficient synchronisation among concurrent competations in multiple processes. The synchronization peoblem may arise because of sharing of unitable operations data objects among processes. Synchronization includes implementing the order of operations in an algorithm by finding the dependencies in weitable data. Shared object access in an MIMD anditective requires dynamic management at sun time, which is much more complex as compared to that of SMID architecture. Low-level squeluouigation primitives are implemented directly in hardwore Other resources like CPU, Bus and memory unit also need synchronisation in parallel competers.



## VISIT: WWW.VIJAY-JOTANI.WEEBLY.COM

W

Hi everyone, I am *Akanksha*. I am not sure if all the answers are correct or not but this i come up with. Please read carefully before writing, I am not responsible for anything th all.

thanx to

	COVAL DE LANGUE ENGINES 49
	(c) Shared Peogramming using lebeary courines for two function product f(a) * f(b)
	The most popular furctions of being
	THE PERSON LAURED THE PARTY OF
	used to treate new third process of cares
	powent process waits the terminations of the the child
ı	the state of Market Mar
ı	Let us write a pseudocod to find the product of two
i	functions ((A) + (C)
ı	Process A Process B
1	prod = 0
ı	fook B piod = prod + f(B)
ı	
ı	prod= prod+ f(A) end b
ı	join B
ı	
ı	go process A executes the statement prod = prod of (A) and I process A executes the statement prod = prod of (A) and
ı	If peocess A election the main memory followed by the unites the sesult into main memory followed by the
ı	computation of sum by process B, then we get the correct
4	sesult. But the could write sesult into
ı	peod = peod + f(B) before patient contains only f(B) which
ı	is incased. To avoid such peobloms we use locking.
1	Proces B
ı	Proces A prod = 0
1	i a hand
	fork B unlack prod + f (B)
	Pack Dead
	pred = prod + b(A) end B.
1	100 n.b.



AIB

Akanksha

QUEE S (9) In multiprocessing, various processors need to communicate with each other Thus, synchronisation is required between tham the performance and correctness of parallel execution depends upon efficient synchronization among concurrent computations in multiple processes. The synchronization peoplem may asise because of sharing of writable data objects among processes. Synchronisation includes implement the order of operations in an algorithm of by finding the dependencies in writable data Shared object access in an MIMD auchitecture requires dynamic management out our time, which is much more complex as compared to that of SIMD architecture low-land synchronization primitives are implemented directly in hardware other resources like CPU. Bus and memory unit also held segnethrougation in Parallel computers. To study synchronization, the following dependencies are identified Data Dependency These are WAR, RAW and WAW dependency is) Control Dependency These depend upon control stalements like GO TO, IP THEN, etc (ii) side Effect Dependencies: These arise due to exceptions, Trafs . I/O accesses. For the people execution order as enforced by connect Synchronization, program dependencies must be analysed peoperly Peotocols like wait peotocol, and sole access protocol are used for doing synchronisation.



HEL

INS

thanx to anksha

(b) Parallel Overheads Factors causing parallel overheads. 1 Uneaven Load Deterbution In the parallel computer, the problem is aplit into sup peoplems and is assigned for computation to various processors. But sometimes the sub-publishers are not distributed in a fair manner to various sets of processors which causes imbalance of load between various procure; This event causes degradation of overall performence of parallel computers (2) Cost involved in Inter-Processos Communication As the data is assigned to multiple processors in a posable compute while executing parallel algorithm, the procures oright be frequired to intract with other perocuros thus requiring inter-procursor communication. Therefore, there is a cost involved in transfering data between peocessors which incurs an overhead (3) Parallel Balance Point As are know execution time decreases with increase in number of processors. However, when input size is fixed and we keep on increasing the number of processors, in such a situation after some point the execution time Starts increasing. This to become of overheads encounty in parallel system A B & Synchronization Multiple processors require synchronization with each other while executing a parallel algorithm. That is, the task durning on processor X might have to wait for the result of a task executing on processory. Therefore, a delay is involved in completing the whole task distributed among k number of processors.



HEI

INS

## WWW.VIJAY-JOTANI.WEEBLY.COM